

;PALASM Design Description

----- Declaration Segment -----

TITLE XHATCH11 - Crosshatch Generator
PATTERN U117 of Control Board
REVISION 1.1
AUTHOR J.Tarback, A. Koebel
COMPANY ELECTROHOME LTD.
DATE 12/14/92

CHIP XHATCH PALCE16V8

----- Description -----

; This PAL, with the aid of delay line U109, creates four types of
; test patterns; standard crosshatch, dense crosshatch, dot field
; and crosshatch with dots. Horizontal crosshatch lines are created
; using ATC from PLD U111 and VLTC from the vertical RAM circuit (U102
; etc). Vertical lines are created using HX and HC3 from U111. The HX
; signal is composed of 32 narrow pulses on every scan line. Each pulse
; has a width of one half cycle of clock signal PIXCLKB from the DPB.
; HX is input to the delay line, which outputs delayed versions TAP1 to
; TAP7, each delayed by a multiple of 5 nsec. These are input to the
; PAL, which selects one of the signals according to the code 'K'
; formed by W0-W2 from register U94. The delayed pulses are Ored with
; the first tap. This narrows the width of the pulses, resulting in
; thinner vertical crosshatch lines. The width is chosen by software
; according to the horizontal scan frequency.

; The horizontal and vertical lines are ANDed to create a crosshatch
; and Ored to create dots. S0 (SELECT0) and S1 (SELECT1) from
; register U94 select one of the four possible test patterns for output
; on XHATCH. This output is mixed with text pixels in PAL U108.

; Revision History:

- ; V1.0 - original
; V1.1 - changed code K=1 to give 0 ns delay instead of 5 ns to
; make brighter vertical lines for 80 kHz - 100 kHz

----- PIN Declarations -----

Table with 4 columns: PIN, Name, Type, and Description. Rows include TAP1-TAP7, W2, W0, GND, W1, IOO, LINE, HC3, ATC, VLTC, S1, S0, XHATCH, and VCC.